Warning
CyprusNet is not responsible or liable for any scams, frauds, misleading job offerings or false resume information within Cyprus Jobs free service. We strongly recommend that users never reveal private information such as credit cards, bank accounts, insurance numbers, passports, ID numbers or give away any money and so forth.
If you've been targeted by a job scam, report to: Cyprus Crime Combating Department
Tim Timotheou is looking for a Engineering & Architecture job in Nicosia;Larnaca, Cyprus.
Candidate Info
Name
Tim Timotheou
Gender
Male
Marital Status:
Married
Children:
3
Country Of Origin:
CYPRUS
Last Updated:
27/03/2006
Residence / Contact Details
Address
Erakleous #6
Aradippou, Laranaca, CYPRUS
Aradippou, Laranaca, CYPRUS
Professional Experience
Worked autonomously in all phases of the development of a project.
Designed and architect digital circuits for telecommunication applications implemented in FPGAs and ASICs according to industry standards and customer's specifications.
Simulated VHDL and Verilog source code using ModelSim.
Interfaced FPGA to network processor MPC8260 then developed a simple C program to test the circuit on a Wind River development board.
Developed microprocessor on FPGA using Microblazer softcore. C code was used to verify basic function of the design.
Created scripts to automate the design flow for simulation and synthesis.
Developed Test Bench for behavioral and functional verification using OVL assertions.
Developed a tool for test vector generation for Ethernet frames using C/C++.
Each product was Synthesized for the target technology including DC-Shell, Xilinx-ISE, Altera Quartus, and Actel Libero.
Designed prototype board with Xilinx FPGA using schematic capture tool which were used to run board testing of HDL code.
Some of the completed projects are:
POS-PHY L3 PHY/Link Layer core.
Ethernet 10/100/1000 core IEEE 802.3.
Ethernet VLAN Switch IEEE 802.1Q.
Reversed engineered Intel's 82592 Ethernet Mac from the data sheet and bus monitoring on system with a logic analyzer.
Baruch College, CUNY, New York NY
Computer Technician July 1993 - February 2000
Repaired monitors at the component level which includes switching power supply and high voltage circuits. Used circuit schematics, multi-meter, oscilloscope and function generator to troubleshoot.
Repaired and maintained PC printers.
Provided technical support to users for computer hardware and software.
Set up network hardware, ranging from installing and testing cables to configuring hubs and switches.
Baruch College, CUNY, New York NY
Division of Continuing Studies December 1998 - February1999
Instructor
Taught a ten week course in Basic Electronics.
Covered topic:
Introduction to Electricity, DC Sources and Ohm’s Law.
Introduction to circuit elements, Resistors, Capacitors and Inductors.
Introduction to Digital Electronics, Number Systems and Logic Gates.
Introduction to Electronic devices, Diodes and Bipolar Transistors.
Introduction to DC Power Supply, Half-Wave and Full-Wave circuits.
Demonstrated the use of Digital Multi-meter, Oscilloscope and Circuit Simulation Software.
Designed and architect digital circuits for telecommunication applications implemented in FPGAs and ASICs according to industry standards and customer's specifications.
Simulated VHDL and Verilog source code using ModelSim.
Interfaced FPGA to network processor MPC8260 then developed a simple C program to test the circuit on a Wind River development board.
Developed microprocessor on FPGA using Microblazer softcore. C code was used to verify basic function of the design.
Created scripts to automate the design flow for simulation and synthesis.
Developed Test Bench for behavioral and functional verification using OVL assertions.
Developed a tool for test vector generation for Ethernet frames using C/C++.
Each product was Synthesized for the target technology including DC-Shell, Xilinx-ISE, Altera Quartus, and Actel Libero.
Designed prototype board with Xilinx FPGA using schematic capture tool which were used to run board testing of HDL code.
Some of the completed projects are:
POS-PHY L3 PHY/Link Layer core.
Ethernet 10/100/1000 core IEEE 802.3.
Ethernet VLAN Switch IEEE 802.1Q.
Reversed engineered Intel's 82592 Ethernet Mac from the data sheet and bus monitoring on system with a logic analyzer.
Baruch College, CUNY, New York NY
Computer Technician July 1993 - February 2000
Repaired monitors at the component level which includes switching power supply and high voltage circuits. Used circuit schematics, multi-meter, oscilloscope and function generator to troubleshoot.
Repaired and maintained PC printers.
Provided technical support to users for computer hardware and software.
Set up network hardware, ranging from installing and testing cables to configuring hubs and switches.
Baruch College, CUNY, New York NY
Division of Continuing Studies December 1998 - February1999
Instructor
Taught a ten week course in Basic Electronics.
Covered topic:
Introduction to Electricity, DC Sources and Ohm’s Law.
Introduction to circuit elements, Resistors, Capacitors and Inductors.
Introduction to Digital Electronics, Number Systems and Logic Gates.
Introduction to Electronic devices, Diodes and Bipolar Transistors.
Introduction to DC Power Supply, Half-Wave and Full-Wave circuits.
Demonstrated the use of Digital Multi-meter, Oscilloscope and Circuit Simulation Software.
Skills
Operating Systems: Unix, Linux, Windows, and DOS.
Computer Languages: VHDL, Verilog, C/C++, Bash and Perl scripts, TCL/TK and MatLab.
Computer Languages: VHDL, Verilog, C/C++, Bash and Perl scripts, TCL/TK and MatLab.
Languages
Greek, English
Education
Polytechnic University, Brooklyn, NY
Master of Science Electrical Engineering May 2003
PROJECT:
SOBER T-32, A Stream Cipher based on Linear Feedback. Project implemented using VHDL. Major functions were Linear Feedback Register, Non-Linear Filter, Stuttering function and Key Loading.
City College of the City University of New York
Bachelor of Science Electrical Engineering June 2000
PROJECT:
Multiple Processor Computer System implemented using VHDL. Design consisted of eight CPU’s which performed basic operations (addition, subtraction, and shifting operations). All CPUs shared the same data bus and memory, who‘s access was managed by an arbiter circuit.
Master of Science Electrical Engineering May 2003
PROJECT:
SOBER T-32, A Stream Cipher based on Linear Feedback. Project implemented using VHDL. Major functions were Linear Feedback Register, Non-Linear Filter, Stuttering function and Key Loading.
City College of the City University of New York
Bachelor of Science Electrical Engineering June 2000
PROJECT:
Multiple Processor Computer System implemented using VHDL. Design consisted of eight CPU’s which performed basic operations (addition, subtraction, and shifting operations). All CPUs shared the same data bus and memory, who‘s access was managed by an arbiter circuit.
